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As Si ULSI devices continue to scale down, the formation of ultra-shallow junctions 
becomes increasingly important. At present, the junctions are widely synthesized by 
using low energy ion implantation to introduce dopant impurities (boron, phosphorus, 
arsenic and antimony) into Si substrates. This step is followed by thermal annealing to 
repair the ion bombardment induced substrate damage and to electrically activate the 
implanted dopants. During post-implantation annealing, the dopant impurities often 
exhibit significant transient enhanced diffusion. The resulting dopant profile spreading 
poses a great challenge in forming ultrashallow pn-junction required for nanometer 
scale device structures. It is therefore necessary to search new dopants replacing 
conventional dopants while maximizing the electrical activity of injected dopant 
impurities. To search new dopants for source/drain regions in MOSFET, we have 
calculated activation energies of interstitial impurities at a hexagonal, a tetrahedral, a 
bond-centered and an anti-bond site, instead of impurities at a substitutional site in 
silicon using the Discrete Variational-Xα (DV-Xα) molecular-orbital method and Vienna 
ab initio simulation package (VASP) code. The results show that these of sodium, 
potassium and fluorine at the hexagonal site, lithium, sodium, potassium and fluorine at 
the tetrahedral site and hydrogen, sodium, silver and fluorine at the bond-centered site 
are lower than those of conventional dopants at substitutional sites. In particular fluorine 
at the tetrahedral site has the lowest activation energy among those of any other 
impurities. I believe that these impurities may have a potential possibility as new 
dopants for the formation of ultra-shallow and low resistance source/drain regions for 
future ultra-large scaled integrated circuits. 
 
